September 1983 Revised May 2002

MM74HC164

8-Bit Serial-in/Parallel-out Shift Register

General Description

FAIRCHILD

SEMICONDUCTOR

The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-Bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-Bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $\rm V_{CC}$ and ground.


Features

- Typical operating frequency: 50 MHz
- Typical propagation delay: 19 ns (clock to Q)
- Wide operating supply voltage range: 2 to 6V
- Low input current: 1 µA maximum
- Low quiescent supply current: 80 μA maximum (74HC Series)
- Fanout of 10 LS-TTL loads

Ordering Code:

Order Number	Package Number	Package Description
MM74HC164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available	in Tape and Reel Specify	by appending the suffix letter "X" to the ordering code

Connection Diagram



Truth Table

	Inpu	ts			Outp	outs	
Clear	Clock	Α	В	Q _A	QB		Q _H
L	Х	Х	Х	L	L		L
н	L	Х	Х	Q_{AO}	Q_{BO}		Q _{HO}
н	\uparrow	н	н	н	Q _{An}		Q _{Gn}
н	\uparrow	L	Х	L	Q _{An}		Q _{Gn}
Н	\uparrow	Х	L	L	Q _{An}		Q_Gn


H = HIGH Level (steady state), L = LOW Level (steady state) X = Irrelevant (any input, including transitions)

 \uparrow = Transition from LOW-to-HIGH level.

 ${\rm Q}_{\rm AO},~{\rm Q}_{\rm BO},~{\rm Q}_{\rm HO}$ = the level of ${\rm Q}_{\rm A},~{\rm Q}_{\rm B},~{\rm or}~{\rm Q}_{\rm H},$ respectively, before the indi-

cated steady state input conditions were established. $Q_{An}, \, Q_{Gn} =$ The level of Q_A or Q_G before the most recent \uparrow transition of the

clock; indicated a one-bit shift.



Absolute Maximum Ratings(Note 1) (Note 2)

Recommended Operating Conditions

(NOLE 2)	
Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	-1.5 to $V_{CC}{+}1.5V$
DC Output Voltage (V _{OUT})	–0.5 to V_{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0 V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 1: Absolute Maximum Ratings are thos age to the device may occur.	e values b	eyond wh	ich dam-

MM74HC164

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$		$T_A=-40$ to $85^\circ C$	$T_A = -55 \ to \ 125^\circ C$	Units	
Symbol			• CC	Тур		Guaranteed L	imits	Units	
VIH	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V	
	Input Voltage		4.5V		3.15	3.15	3.15	V	
			6.0V		4.2	4.2	4.2	V	
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V	
	Input Voltage		4.5V		1.35	1.35	1.35	V	
			6.0V		1.8	1.8	1.8	V	
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$							
	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V	
			4.5V	4.5	4.4	4.4	4.4	V	
			6.0V	6.0	5.9	5.9	5.9	V	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$							
		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V	
		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V	
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$							
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V	
			4.5V	0	0.1	0.1	0.1	V	
			6.0V	0	0.1	0.1	0.1	V	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$							
		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V	
		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V	
I _{IN}	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA	
	Current				1				
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μA	
	Supply Current	$I_{OUT} = 0 \ \mu A$			1				

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

V _{CC} = 5	V, $T_A = 25^{\circ}C$, $C_L = 15 \text{ pF}$, $t_r =$		Condi	tions		Тур	Guaranteed	Un
						-71	Limit	_
f _{MAX}	Maximum Operating						30	M
	Frequency						20	
t _{PHL} , t _{PLH}	Maximum Propagation					19	30	n
	Delay, Clock to Output					~~	25	
t _{PHL}	Maximum Propagation					23	35	n
	Delay, Clear to Output					-2	0	-
t _{REM}	Minimum Removal Time, Clear to Clock					-2	U	n
t.,	Minimum Setup Time					12	20	n
t _S	Data to Clock					12	20	
t _H	Minimum Hold Time					1	5	n
41	Clock to Data					·	-	
t _W	Minimum Pulse Width	ł				10	16	n
	Clear or Clock							
f _{MAX}	Maximum Operating		2.0V	Тур	5	Guarant 4	eed Limits	3
f _{MAX}	Maximum Operating		2.0V		5	4	:	3
	Frequency		4.5V		27	21		8
			6.0V		31	24		20
t _{PHL} , t _{PLH}	Maximum Propagation							
	Deless Ole els te Ostesst		2.0V	115	175	218		54
	Delay, Clock to Output		4.5V	13	35	44	5	51
tour			4.5V 6.0V	13 20	35 30	44 38	5	51 14
t _{PHL}	Maximum Propagation		4.5V	13	35	44	5 4 2	51
t _{PHL}			4.5V 6.0V 2.0V	13 20 140	35 30 205	44 38 256	5 4 29 5	51 14 97
t _{PHL}	Maximum Propagation		4.5V 6.0V 2.0V 4.5V	13 20 140 28	35 30 205 41	44 38 256 51	5 4 29 5 5	51 14 97 59
	Maximum Propagation Delay, Clear to Output		4.5V 6.0V 2.0V 4.5V 6.0V	13 20 140 28 24	35 30 205 41 35	44 38 256 51 44	5 4 22 5 5	51 14 97 59 51
	Maximum Propagation Delay, Clear to Output Minimum Removal Time		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	13 20 140 28 24 -7	35 30 205 41 35 0	44 38 256 51 44 0	5 4 2 5 5	51 14 97 59 51 0
	Maximum Propagation Delay, Clear to Output Minimum Removal Time		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V	13 20 140 28 24 -7 -3	35 30 205 41 35 0 0	44 38 256 51 44 0 0	5 4 2: 5 5 5	51 14 97 59 51 0 0
t _{REM}	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock		4.5V 6.0V 2.0V 4.5V 6.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V	13 20 140 28 24 -7 -3 -2 25 14	35 30 205 41 35 0 0 0 0 0 0 20	44 38 256 51 44 0 0 0 0 0 125 25		51 14 97 59 51 0 0 0 0 50 50 30
t _{REM}	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock		4.5V 6.0V 2.0V 4.5V 6.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	13 20 140 28 24 -7 -3 -2 25 14 12	35 30 205 41 35 0 0 0 0 0 100 20 17	44 38 256 51 44 0 0 0 0 0 125 25 21		51 14 997 59 51 0 0 0 50 50 30 225
t _{REM}	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	13 20 140 28 24 -7 -3 -2 25 14 12 -2	35 30 205 41 35 0 0 0 0 0 0 100 20 17 5	44 38 256 51 44 0 0 0 0 0 125 25 21 5		51 14 97 59 51 0 0 0 0 50 50 50 55
t _{REM}	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 4.5V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0	35 30 205 41 35 0 0 0 0 0 0 100 20 17 5 5 5	44 38 256 51 44 0 0 0 0 0 125 25 21 5 5 5		51 144 997 559 551 0 0 0 0 550 55 5 5 5
^t REM ^t S ^t H	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1	35 30 205 41 35 0 0 0 0 0 100 20 17 5 5 5 5	44 38 256 51 44 0 0 0 0 0 125 25 21 5 5 5 5 5		51 144 997 559 55 0 0 0 0 550 55 5 5 5 5 5 5
t _{REM}	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1 22	35 30 205 41 35 0 0 0 0 0 0 100 20 17 5 5 5 80	44 38 256 51 44 0 0 0 0 0 125 25 21 5 5 5 5 5 100		51 14 14 97 59 51 0 0 0 0 50 50 55 5 5 5 5 5 220
^t REM ^t S ^t H	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1	35 30 205 41 35 0 0 0 0 0 100 20 17 5 5 5 5	44 38 256 51 44 0 0 0 0 0 125 25 21 5 5 5 5 5		51 144 997 559 55 0 0 0 0 550 55 5 5 5 5 5 5
t _{REM} t _S t _H	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1 22 11	35 30 205 41 35 0 0 0 0 0 0 0 0 0 0 100 20 17 5 5 5 5 80 16	44 38 256 51 44 0 0 0 0 0 125 25 21 5 5 5 5 5 100 20		51 14 97 59 51 0 0 0 50 50 50 55 5 5 5 5 5 220 24
^t REM ^t S ^t H	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clear or Clock		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1 22 11	35 30 205 41 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	44 38 256 51 44 0 0 0 0 0 125 25 21 5 5 5 5 5 100 20 18		51 14 14 15 15 10 0 0 0 0 5 5 5 5 5 5 5 5 5 5 5
t _{REM} t _S t _H	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clear or Clock Maximum Output		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1 22 11	35 30 205 41 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	44 38 256 51 44 0 0 0 0 0 0 125 25 21 5 5 5 5 5 100 20 18 95		51 14 97 59 51 0 0 0 55 5 5 5 5 5 5 20 24 20 10
t _{REM} t _S t _H	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clear or Clock Maximum Output Rise and Fall Time Maximum Input Rise and Fall		4.5V 6.0V 2.0V 4.5V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1 22 11	35 30 205 41 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	44 38 256 51 44 0 0 0 0 125 25 21 5 5 5 5 100 20 18 95 19		51 14 97 59 51 0 0 0 0 55 55 55 52 20 24 20 10 22
t _{REM} t _S t _H t _W t _{THL} , t _{TLH}	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clear or Clock Maximum Output Rise and Fall Time		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1 22 11	35 30 205 41 35 0 0 0 0 0 0 0 0 0 0 100 20 17 5 5 5 5 80 16 14 75 15 13	44 38 256 51 44 0 0 0 0 0 125 25 21 5 5 5 5 5 100 20 18 95 19 16		51 14 97 59 51 0 0 0 0 55 55 55 52 20 24 20 10 22 9
t _{REM} t _S t _H t _W t _{THL} , t _{TLH}	Maximum Propagation Delay, Clear to Output Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clear or Clock Maximum Output Rise and Fall Time Maximum Input Rise and Fall		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	13 20 140 28 24 -7 -3 -2 25 14 12 -2 0 1 22 11	35 30 205 41 35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	44 38 256 51 44 0 0 0 0 125 25 21 5 5 5 5 100 20 18 95 19 16 1000		51 14 97 59 51 0 0 0 55 55 55 55 52 20 24 20 10 22 9 9 000

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic cur $I_S = C_{PD} V_{CC} f + I_{CC}$.

